Menü


EDT PCIe8g3 S5-40G – Altera Stratix V FPGA, one 40G QSFP+, up to two 10G SFP/+s

The EDT PCIe8g3 S5-40G supports PCI Express – PCIe, Gen3 – x8 and has one 40G QSFP+ and supports 1/10/40 GbE, OC3/12/48/192 (STM1/4/16/64), or OTU1/2/2e/2f. The ports link to the SERDES user-interface for serialization and deserialization, and clock recovery and its own 10 – 210 MHz programmable reference clock. The UI FPGA is a Altera Stratix V GX (A3, A5, A7, or A9) with access to two DDR3 DRAM, 4 GB 64-bit, that is also a buffer. The PCIe FPGA provides up to 16 independent DMA channels via EDT FPGA configuration files. An optional Lemo supports 1 pps or IRIG-B time codes, with either DB9 or BNC. Configuration files support 1 and 10 GbE at PHY, and OC3/12/48/192 and OTU1/2/2e/2f – raw, framed, framed and descramble.

Product Data

EDT PCIe8g3 S5-40G – Altera Stratix V FPGA, one 40G QSFP+, up to two 10G SFP/+s. SERDES, clock recovery, 4 GB DDR3, time codes, 16x DMA

EDT PCIe8g3 S5-40G – Altera Stratix V FPGA, 1x 40G QSFP+, 2x 10G SFP/+s

For more information, please call +49 (0) 89 – 780297 0, or email us at info@skyblue.de, or fill out this form