

PCI GS

PCI DMA and data processing interface, v.2



Description

The PCI GS is a PCI main board that provides DMA, memory, and FPGA resources to a mezzanine board.

The PCI GS has a programmable FPGA (Xilinx Virtex II Pro XC2VP50 or XC2VP70, with two on-chip PowerPC 405 processors) and synchronous memory of up to 8 MB SRAM and up to 1 GB 200-pin SODIMM DDR2 DRAM.

The board also has four independent programmable PLL clock generators, which can be set to select frequencies with less than +/- 50 ppm error. The board is designed to work with numerous EDT mezzanine boards and the Time Distribution auxiliary board. An EDT Bridge can be ordered to link two main boards together.

Features

Main board (PCI) – provides an EDT mezzanine board with DMA, programmable FPGA resources, and memory

221 LVTTTL programmable signals connected to mezzanine board

FPGA: One programmable Xilinx Virtex II Pro (XC2VP50 or optional 70) with two on-chip

PowerPC 405 processors

SRAM: Up to 8 MB

DRAM: Up to 1 GB (DDR1)

Clocks: Four independent programmable PLL clock generators

Applications

EDT mezzanine board support for PCI or PCI-X form factors

Specifications

Product Type	PCI main board (v. 2); it supplies DMA, memory, and FPGA resources to a mezzanine board.	
FPGA Resources	One programmable FPGA (Xilinx Virtex II Pro XC2VP50 or optional 70) with two on-chip PowerPC 405 processors	
Memory	SRAM DRAM (200-pin SODIMM DDR1)	Dependent on FPGA selected (4 MB on XC2VP50; 8 MB on optional 70) 0 or optional 1 GB
Clocks	Four programmable independent PLL clock generators, each with input and output clocks: Input (reference) clocks can be set to 10.3681 or 40 MHz, or PCI clock. Output clocks can be set with only +/- 50 ppm error to 1.544, 2.048, 6.312, 8.448, 34.368, or 44.736 MHz.	
Data Rates	Dependent on such factors as data format, mezzanine board, and system variables.	
Data Format (I/O)	Determined by mezzanine board and auxiliaries	
PCI Compliance	PCI version DMA Number of slots	PCI 2.3 1, 4, or 16 channels, depending on mezzanine board 1
Connectors	Five CMC-type (IEEE 1386) mezzanine One 6-pin .100" x 1 row square .025" One 8-pin .100" x 1 row square .025" square pins One 40-pin ATA-type expansion	221 LVTTTL I/O (mate to AMP 120527-1 or Molex 71436-2164) For FPGA JTAG (IEEE 1149.1) For six external debugging LEDs 30 LVTTTL signals for external board or FPGA debugging (8 can be used for Xilinx RocketIO)
Cabling	Consult EDT for purchase options.	
Physical	Weight Dimensions	4.2 oz. typical 6.6 x 4.2 x 0.75 in.
Environmental	Temperature (operating / non-operating) Humidity (operating / non-operating)	0° to 40° C / -40° to 70° C 1% to 90%, non-condensing at 40° C / 95%, non-condensing at 45° C
System and Software	System must have a PCI or PCI-X bus, 66 MHz or faster (33 MHz will work, but at reduced data rates). Software is included for Windows and Linux, with limited support for Solaris and Mac OS; for versions, see www.edt.com .	

Ordering Options

- Mezzanine board: See Compatibility Guide.
- FPGA: XC2VP**50** / 70
- Memory - SRAM: **4 MB** / 8 MB
(FPGA-dependent)
- Memory - DRAM: **0** / 1 GB

Bold is default. For more options, see mezzanine board detail. **Ask** about custom options.

International Distributors



Sky Blue Microsystems GmbH
Geisenhausenerstr. 18
81379 Munich, Germany
+49 89 780 2970, info@skyblue.de
www.skyblue.de



In Great Britain:
Zerif Technologies Ltd.
Winnington House, 2 Woodberry Grove
Finchley, London N12 0DR
+44 115 855 7883, info@zerif.co.uk
www.zerif.co.uk