





**S7t**-VG6

VectorPath™ Accelerator Card

Build your application on the latest 7nm FPGA technology

High Performance

| Compute |
| Data Delivery

Advancing FPGA acceleration performance isn't just about adding gates, it's about better highways for data, more tailored programmable elements, higher-bandwidth large memory and next-generation networking support.

Introducing the **S7t VectorPath** accelerator card from **BittWare**, featuring the **Achronix® 7nm Speedster®7t FPGA**. Explore the features that can give your application next-generation acceleration in both compute and data delivery.

## **Application Areas**

## **Compute**

Designed to address the most demanding compute-intensive applications

- · 8x GDDR6 memories delivering 4Tbps of aggregate bandwidth
- · Machine Learning Processors (MLP) optimized for AI/ML functionality:
- · Up to 41K INT8 MACs and 134 INT4 TOPS
- · Multiple floating-point and integer numerical formats



## **Network**

QSFP-DD and QSFP56 ports cater to a wide range of high-speed network applications

- · Hardened Multi-rate MAC for 10-400 GbE
- Network-on-Chip (NoC) delivers 20Tbps bandwidth for data to stream in, out and across the device



## Storage

NVMe access for data recorder and data processing applications

- · OCuLink expansion to NVMe flash
- Stream directly from network ports to flash arrays

## **Sensor Processing**

Optimize for your specific application requirements using GPIO and SerDes expansion ports

- · Directly interface to custom data and control signals
- · Directly-attach to complementary sensor and processor technologies

# Speedster7t FPGA

## Revolutionary Chip Design by Achronix


Unlocking the potential of TSMC's 7nm FinFET technology, the Speedster7t FPGA is highly optimized for AI/ML and high-bandwidth data acceleration. It's at the heart of every S7t accelerator card.


**Network-on-Chip** 

### **Data Highways Unclog FPGA Fabric**

The NoC is the Speedster7t FPGA's highway, moving data at high speed along the NoC rows/columns across the FPGA fabric or to the edge interfaces. This frees up more logic for computation tasks.

A peripheral NoC (outer ring) connects memory and PCIe edge interfaces to the NoC rows/columns. The peripheral NoC can also move data between interfaces independent of the FPGA fabric—for example the host can transfer data to GDDR6 through PCIe without any fabric resources being used.





## **GDDR6** Memory

### **6× Faster Large Memory**

512GB/s

GDDR6

6×

85GB/s

4× banks

DDR4

Using high-bandwith GDDR6 memory, the S7t gives your application a large memory resource of 8 GBytes but at up to six times greater bandwidth. Plus with the NoC, the GDDR6 is available for read/write from

the host over PCIe without using FPGA resources.

Up to 400G Networking QSFP 56G (PAM4) Interfaces


The first interface is a QSFP56 with 4

SerDes lanes supporting up to 200GbE.

A second interface is a QSFP-DD with 8

SerDes lanes supporting up to 400GbE.

The S7t card offers a range of network interfaces connected to the Speedster7t FPGA fabric. The card supports 56G PAM4, with Hard IP MAC and FEC support. On-board jitter cleaners are available for Synchronous Ethernet.



# S7t-VG6 FPGA Card

Enterprise-Class Design by BittWare

**QSFP56** Achronix **QSFP-DD Ext. Clocking** 

Unlocking the Speedster7t FPGA's potential is BittWare's S7t FPGA card, designed for both development and scale deployment.

We've given users a wide range of advanced I/O, including 400G and multiple PCle interfaces and the high-bandwidth GDDR6 memory.

Customers can get started quickly with the BittWorks II Toolkit, including example projects, for Linux and Windows.

**FPGA Fabric** Up to 86 Tera-Operations Per Second, 750 MHz FMax

Reconfigurable **Logic Block** 

The Speedster7t features RLBs: a new reconfigurable logic architecture with 6-input LUTs, 8-bit ALUs, 2 flip-flops per LUT and a reformulated multiplier LUT (MLUT) mode based on a modified Booth algorithm which doubles the performance of LUT-based multiplication.

The Speedster7t FPGA has 692K LUTs.

**Machine Learning Processor** 

MLP blocks are large-scale matrix-vector and matrix-matrix multiplication engines supporting fixed- and floating-point computations. The MLP offers features including integer multiply

with optional accumulate, bfloat16 operations, floating point 16, block floating point and floating point 24. MLP blocks include two memory blocks that can be used individually or with multipliers. Total embedded memory is 190 Mb.

Total MLP blocks: 2,560 capable of 41k INT8 operations.

**MLP Block (Fixed-Point Mode)** 

## PCle, Expansion and Customization

### PCle x16 Interface

For host interface, the S7t card provides a PCle Gen3 x16 interface, directly connected to the FPGA. The BittWorks II Toolkit provides example projects including for PCle interaction.

### **OCuLink Interface with PCIe Gen4**

On the back edge, a 4x OCuLink connector interfaces directly with a PCIe hard IP (inside the FPGA) for data rates up to Gen4. Example uses:

- · NVMe PCle Gen4
- · Board-to-board interconnect
- · Connect to accessory boards for customization options



### Customization


Thanks to three decades of building customized solutions, BittWare is your partner for everything from a simple

accessory board to complete custom variations with complex mechanical requirements. Our resources include the global Molex group to handle any size project.

## **ACE** FPGA Development Software

The ACE software from Achronix is the development environment for the Speedster7t. ACE handles the hardware design workflow, supporting RTL (VHDL and Verilog) input together with industry-standard simulation. ACE also enables using advanced chip features such the NoC. ACE includes an Achronix-optimized version of Synplify Pro from Synopsys.





### **Additional Card Features**

- · Jitter cleaner for SyncE
- · Front-panel 1 PPS & ext. ref. clock
- · BMC with health monitoring
- · 8x GPIO pins
- · Drivers for Linux and Windows

## BittWare's BittWorks II Toolkit: Powerful Tools for Development

The BittWorks II Toolkit provides drivers, libraries, utilities and example projects for accessing, integrating and developing applications for the S7t.



### Get your S7t card in a TeraBox™ server!

Let us handle the server integration and start your application proof-of-concept without having to dedicate additional valuable resources for setup!

### **Extend your warranty with TeraBox**

By purchasing cards in most TeraBox servers, you extend the warranty to three years. Ask us for details when you get a price quote.

### S7t-VG6 Card Specifications

FPGA	<ul> <li>Achronix Speedster AC7t1500</li> <li>52.5 × 52.5 package</li> <li>692K 6-input lookup tables (LUTs)</li> <li>189 Mb embedded RAM</li> <li>2,560 MLPs</li> </ul>
On-board memory	<ul> <li>8x GDDR6: 8 Gbit per, 2 independent 16 bit channels per; 8 GBytes total</li> <li>One bank DDR4-2666 with ECC, 4 GBytes (x72)</li> <li>Flash memory for booting FPGA</li> </ul>
Host interface	PCle Gen3 x16 interface direct to FPGA
External clocking	1 PPS and 10MHz ref clk front panel inputs
USB Micro	• USB access to BMC, USB JTAG, USB UART
OCuLink	OCuLink on rear edge, connected to FPGA via 4x transceivers PCle Gen4 Hard IP
GPIO	8 GPIO pins, 3.3V, single ended, direction (Tx, Rx) independently settable by FPGA per GPIO, buffers rated to 200Mbps
QSFP cages	QSFP-DD cage on front panel 56G PAM4 transceivers 1x 400GbE, 2x 200GbE, 4x 100GbE or 8x 10/25/40/50GbE Hard MAC and FEC  QSFP56 cage on front panel 56G PAM4 transceivers 1x 200GbE, 2x 100GbE or 4x 10/25/40/50GbE Hard MAC and FEC

Board management controller	<ul> <li>Voltage, current, temperature monitoring</li> <li>Power sequencing and reset</li> <li>Field upgrades</li> <li>FPGA configuration and control</li> <li>Clock configuration</li> <li>I²C bus access</li> <li>USB 2.0</li> <li>Voltage overrides</li> </ul>
Cooling	<ul><li>Standard: dual-width passive heatsink</li><li>Optional: dual-width active heatsink</li><li>Optional: dual-width liquid cooling</li></ul>
Electrical	<ul> <li>On-board power from two AUX connectors (8 pin)</li> <li>Power dissipation is application dependent</li> <li>Typical max power consumption TBD</li> </ul>
Environmental	• Operating temperature 5°C to 35°C
Form factor	Standard-height PCle dual-width board

### **Development Tools**

Development roots	
System development	Software development toolkit including PCle driver, libraries, and board monitoring utilities
FPGA development	<ul><li>Achronix tools—ACE Design Tools</li><li>FPGA example projects</li></ul>

International Distributors



Sky Blue Microsystems GmbH Geisenhausenerstr. 18 81379 Munich, Germany +49 89 780 2970, info@skyblue.de www.skyblue.de



In Great Britain:
Zerif Technologies Ltd.
Winnington House, 2 Woodberry Grove
Finchley, London N12 0DR
+44 115 855 7883, info@zerif.co.uk
www.zerif.co.uk