

## XUPPL4

### Xilinx UltraScale+ Low-Profile PCIe Board with Dual QSFP and DDR4



- Xilinx Virtex UltraScale+ VU3P
- PCIe x16 interface supporting Gen1, Gen2, or Gen3
- Two QSFP28 cages for 2x 100GbE, 2x 40GbE, 8x 25GbE, or 8x 10GbE
- Memory: up to 32 GBytes of DDR4 SDRAM with ECC (x72)
- Board Management Controller for Intelligent Platform Management
- Precision timestamping support
- Utility I/O: USB 2.0



BittWare's XUPPL4 is a low-profile PCIe x16 card based on the Xilinx Virtex UltraScale+ FPGA. The UltraScale+ devices deliver high-performance, high-bandwidth, and reduced latency for systems demanding massive data flow and packet processing. The board offers up to 32 GBytes of memory, sophisticated clocking and timing options, and two front panel QSFP cages, each supporting up to 100 Gbps (4x25) - including 100GbE. The XUPPL4 also incorporates a Board Management Controller (BMC) for advanced system monitoring, which greatly simplifies platform integration and management. All of these features combine to make the XUPPL4 ideal for a wide range of data center applications, including network processing and security, acceleration, storage, broadcast, and SigInt.

#### Xilinx Virtex UltraScale+ FPGA

The Xilinx UltraScale+ FPGAs are built on 16 nm process technology using 16FF+ FinFET 3D transistors to offer higher performance per watt than previous generations. Virtex UltraScale+ VU3P devices feature up to 40x 32.75 Gbit/s transceivers, which enable 400GbE, 100GbE, and 25GbE. The UltraScale+ FPGAs offer programmable system integration with over 115 Mb of on-chip memory, integrated 100G Ethernet MAC with RS-FEC and 150G Interlaken cores, and IP blocks for PCIe Gen3 x16 and Gen4 x8. Up to 2,280 DSP slices provide high-level DSP compute performance.

#### I/O Interfaces

The XUPPL4 provides a variety of interfaces for high-speed serial I/O as well as debug support. Two QSFP28 cages are available on the front panel, each supporting 100GbE, 40GbE, four 25GbE, or four 10GbE channels, for a total of up to 200 Gbps of bandwidth. The QSFP channels are connected directly to the UltraScale+ FPGA via 8 transceivers. The QSFP cages can optionally be adapted for SFP+.

A Gen3 x16 PCIe interface connects to the FPGA via 16 transceivers. A USB 2.0 interface provides BMC access. The board also supports precision timestamping with provision for a 1 PPS and reference clock input and output.

#### Memory

The XUPPL4 features up to 32 GBytes DDR4 on-board. Additional on-board memory includes Flash with factory default and support for multiple FPGA images.

## Board Management Controller

The XUPPL4 features an advanced system monitoring subsystem, similar to those typically found on today's server platforms. At the heart of the board's monitoring system lies a Board Management Controller (BMC), which accepts Intelligent Platform Management Interface (IPMI) messaging protocol commands. The BMC provides a wealth of features, including control of power and resets, monitoring of board sensors, FPGA boot loader, voltage overrides, configuration of programmable clocks, access to I<sup>2</sup>C bus components, field upgrades, and IPMI messaging. Access to the BMC is via PCIe or USB. BittWare's BittWorks II Toolkit also provides utilities and libraries for communicating with the BMC components at a higher, more abstract level, allowing developers to remotely monitor the health of the board.


## Development Tools

### BittWorks II Toolkit

BittWare offers complete software support for the XUPPL4 with its BittWorks II software tools. Designed to make developing and debugging applications for BittWare's boards easy and efficient, the Toolkit is a collection of libraries and applications that provides the glue between the host application and the hardware. A variety of features allow developers to take full advantage of the Xilinx UltraScale+ FPGA capabilities on the BittWare board, including FPGA control via PCIe, Flash programming, custom ISR scripts, and convenient control of FPGA loads. The Toolkit supports 64-bit Windows and Linux platforms and can connect to the board via PCIe or USB, providing a common API no matter the connection method.

### FPGA Example Projects

BittWare offers FPGA example projects to provide board support IP and integration for its Xilinx FPGA-based boards. The example projects easily integrate into existing FPGA development environments and illustrate how to move data between the board's different interfaces. Available example projects include the following: PCIe Gen3x16 Base Project, PCIe DMA, DDR4, and SerDes (iBERT). All examples are available for download on BittWare's developer website.



The screenshot shows the BwMonitor application window titled "BwMonitor - Connected to XUSP3S sn826743 device 1". The window has a menu bar with "File", "Component", "Window", and "Help". Below the menu bar is a table with three columns: "Name", "Value", and "Status". The table is organized into a tree view with expandable sections. The "Board Management Controller" section is expanded, showing a "Microcontroller" (Version 20885, Powered on) and "SDR Sensors". The "SDR Sensors" section is further expanded, listing various sensors such as Board Power, 12v Backplane Voltage, 12v Backplane Current, 12v Connector Voltage, 12v Connector Current, 12v Local Voltage, 3.3v Current, FPGA Core Voltage, FPGA Core Current, FPGA Core Temperature, FPGA Local Temperature, Inlet Temperature, SO-DIMM-1 Current, SO-DIMM-1 Temperature, SO-DIMM-1 Voltage, SO-DIMM-2 Current, SO-DIMM-2 Temperature, SO-DIMM-2 Voltage, SEP Temperature, QSFP-0 Temperature, QSFP-1 Temperature, QSFP-2 Temperature, and QSFP-3 Temperature. The "Pluggable Transceivers (SFP)" section is also expanded, showing QSFP-0, QSFP-1, QSFP-2, and QSFP-3. The "Memory Modules" section is expanded, showing SO-DIMM-1 and SO-DIMM-2. The "Programmable Clocks (PLL)" section is expanded, showing Si5338-A and Si5338-B. The "FPGAs" section is expanded, showing the FPGA. The "Networking Modules" section is expanded, showing the MAC Prom. The status bar at the bottom of the window indicates "Result: Success".

Name	Value	Status
Board Management Controller		
Microcontroller	Version 20885	Powered on
SDR Sensors		
Board Power	14.00 Watts	OK
12v Backplane Voltage	12.38 Volts	OK
12v Backplane Current	0.68 Amps	OK
12v Connector Voltage	12.25 Volts	OK
12v Connector Current	0.45 Amps	OK
12v Local Voltage	12.13 Volts	OK
3.3v Current	1.93 Amps	OK
FPGA Core Voltage	0.95 Volts	OK
FPGA Core Current	2.37 Amps	OK
FPGA Core Temperature	25 degrees C	OK
FPGA Local Temperature	26 degrees C	OK
Inlet Temperature	28 degrees C	OK
SO-DIMM-1 Current	0.72 Amps	OK
SO-DIMM-1 Temperature	25 degrees C	OK
SO-DIMM-1 Voltage	1.31 Volts	OK
SO-DIMM-2 Current	0.66 Amps	OK
SO-DIMM-2 Temperature	26 degrees C	OK
SO-DIMM-2 Voltage	1.20 Volts	OK
SEP Temperature		Unavailable
QSFP-0 Temperature		Unavailable
QSFP-1 Temperature		Unavailable
QSFP-2 Temperature		Unavailable
QSFP-3 Temperature		Unavailable
Pluggable Transceivers (SFP)		
QSFP-0		Present
QSFP-1		Present
QSFP-2		Present
QSFP-3		Present
Memory Modules		
SO-DIMM-1		0 MB DDR4
SO-DIMM-2		0 MB DDR4
Programmable Clocks (PLL)		
Si5338-A	100, 100, 100, 100	OK
Si5338-B	322.265625, 322.2...	OK
FPGAs		
FPGA	950 mVolts	Override On
Networking Modules		
MAC Prom	0a70:c320:5410:00...	

BwMonitor in the BittWorks II Toolkit provides a view into the board management capabilities of your BittWare hardware.

## Specifications

### BOARD SPECIFICATIONS

#### FPGA

- Virtex UltraScale+ VU3P
- 24x GTY transceivers at 32.75 Gbps
- 862K logic elements
- 115 Mb of embedded memory
- 2 integrated PCIe cores
- 2,280 DSP slices with 27x18 multipliers

#### On-Board Memory

- Two banks of up to 16 GB DDR4 (x72)
- Flash memory for booting FPGA

#### PCIe Interface

- x16 Gen1, Gen2, Gen3 interface direct to FPGA

#### USB Header

- Micro USB port (USB 2.0) for BMC access and programming Flash

### QSFP Cages

- 2 QSFP28 (zQSFP) cages on front panel connected directly to FPGA via 8 transceivers
- Each supports 100GbE, 40GbE, 4x 25GbE, or 4x 10GbE
- Backward compatible with QSFP and can be optionally adapted for use as SFP+

### Timestamping (Optional)

- 1 PPS input/output
- Reference clock input/output

### Board Management Controller

- Voltage, current, temperature monitoring
- Power sequencing and reset
- Field upgrades
- FPGA configuration and control
- Clock configuration
- I<sup>2</sup>C bus access
- USB 2.0
- Voltage overrides

### Size

- Low profile (Half-height, half-length) PCIe slot card; x16 mechanical

### DEVELOPMENT TOOLS


#### System Development

- [BittWorks II Toolkit](#) - host, command, and debug tools for BittWare hardware; Matlab API; source code porting kit also available

#### FPGA Development

- [FPGA Example Projects](#)
  - PCIe Gen3x16 Base Project
  - PCIe DMA
  - DDR4
  - SerDes (iBERT)
- [Xilinx Tools](#)
  - Vivado® Design Suite
  - USB to JTAG converter

Figure 2: XUPPL4 System Block Diagram



## XUPPL4 Ordering Options

### XUPPL4-RW-ABBBBCD-EF-GIJKL-MO

RW	<b>Ruggedization</b> 0U = Commercial (0°C to 50°C)*	E	<b>DDR4 Bank A</b> 0 = None 2 = 4GB* 3 = 8GB 4 = 16GB	J	<b>JTAG</b> 1 = Installed*
A	<b>UltraScale Printed Wiring Board</b> E = Optimized for VU3P FPGA*			K	<b>Front Panel Configuration</b> F = Full-height H = Half-height* T = Full-height with Precision Timing Module
BBBB	<b>FPGA Type and Size</b> 03VP = Virtex VU3P*	F	<b>DDR4 Bank B</b> 0 = None 2 = 4GB* 3 = 8GB 4 = 16GB	P	<b>Heatsink</b> A = Active*
C	<b>FPGA Core Speed Grade</b> 1 = Slower 2 = Standard* 3 = Faster	G	<b>Oscillator</b> S = Standard*	Q	<b>Misc. Configuration</b> 0 = Default*
D	<b>FPGA Temperature Range</b> E = Extended (Tj = 0 to +100C)*	I	<b>QSFP Configuration</b> 2 = 2 QSFP cages*	R	<b>Assembly</b> 6 = RoHS 6/6*

\* Default.

DS-XUPPL4 | Rev 2018.11.12 | November 2018

#### International Distributors



Sky Blue Microsystems GmbH  
Geisenhausenerstr. 18  
81379 Munich, Germany  
+49 89 780 2970, info@skyblue.de  
www.skyblue.de



In Great Britain:  
Zerif Technologies Ltd.  
Winnington House, 2 Woodberry Grove  
Finchley, London N12 0DR  
+44 115 855 7883, info@zerif.co.uk  
www.zerif.co.uk