



# Additional Services

Take advantage of BittWare's range of design, integration, and support options




## Customization

[Additional specification options](#) or [accessory boards](#) to meet your exact needs.



## Server Integration

Available pre-integrated in our [TeraBox servers](#) in a range of configurations.



## IP and Solutions

Our portfolio of IP and solutions reduce risk for development and deployment.



## Service and Support

BittWare Developer Site provides online documentation and issue tracking.

## Board Specifications

FPGA	<ul style="list-style-type: none"> <li>Intel Agilex 7 M-Series: AGM032 (default) <ul style="list-style-type: none"> <li>Package: R36A</li> <li>Core speed grade -2; XCVR speed grade -1</li> <li>CXL with XCVR speed grade -1 (CXL IP is licensed and purchased separately)</li> <li>FPGA includes ARM HPS</li> </ul> </li> </ul>
ARM HPS	<ul style="list-style-type: none"> <li>Dedicated 40-bit DDR4</li> <li>Dedicated Flash memory for booting ARM</li> <li>Optional 1GbE interface (contact BittWare)</li> </ul>
On-board Flash	<ul style="list-style-type: none"> <li>2Gbit Flash memory for booting FPGA</li> </ul>
External memory	<ul style="list-style-type: none"> <li>2x 288-pin DDR5 DIMM slots, each supporting 32GB (default) DDR5 SDRAM modules (64GB total)</li> </ul>
Host interface	<ul style="list-style-type: none"> <li>x16 PCIe Gen5 interface direct to FPGA</li> <li>CXL v1.1 (CXL IP is licensed and purchased separately)</li> </ul>
M.2 SSD	<ul style="list-style-type: none"> <li>NVMe PCIe M.2 2230 SSD</li> </ul>
QSFP-DD cages	<ul style="list-style-type: none"> <li>QSFP-DD cage on front panel connected directly to FPGA via 8 transceivers <ul style="list-style-type: none"> <li>Configuration option for 2x additional QSFP-DDs (contact BittWare)</li> </ul> </li> <li>User programmable low jitter clocking supporting 10/25/40/100/400GbE</li> <li>Each QSFP-DD can be independently clocked</li> <li>Jitter cleaner for network recovered clocking</li> <li>Multi-rate hard MAC+FEC</li> <li>Fully backward compatible with QSFP28s</li> </ul>
MCIO	<ul style="list-style-type: none"> <li>x8 connector supporting 2x Gen4 x4 root complexes</li> </ul>
External clocking	<ul style="list-style-type: none"> <li>1 PPS and 10MHz ref clk front panel inputs (optional)</li> </ul>
USB	<ul style="list-style-type: none"> <li>USB access to BMC, USB-JTAG, USB-UART</li> </ul>

### Board Management Controller

- Power sequencing and reset
- Voltage, current, temperature monitoring
  - Protection shut-down
- Clock configuration
- Low bandwidth BMC-FPGA comms with SPI link
- USB 2.0
- PLDM support
- Card-level security
  - BMC Root of Trust
  - BMC and FPGA secure boot
  - BMC and FPGA secure upgrade
  - Key management
- RTC with battery backup

### Cooling

- Standard: dual-width passive heatsink
- Optional: dual-width liquid cooling

### Electrical

- On-board power derived from PCIe slot 12V and 12-pin AUX power connector
- Power dissipation is application dependent
- Typical max power consumption TBD

### Environmental

- Operating temperature: 5°C to 35°C (passive heatsink)

### Quality

- Manufactured to IPC-A-610 Class 2
- RoHS compliant
- CE, FCC and ICES approvals

### Form factor

- Standard-height, 3/4-length, dual-slot PCIe card
- 111.15mm x 266.70mm (4.376in x 10.500in)

## Development Tools

### System development

BittWare SDK including PCIe driver, libraries, and board monitoring utilities

### Application development

**Supported design flows** - Intel FPGA oneAPI Base Toolkit, Intel High-Level Synthesis (C/C++) and Quartus Prime Pro (HDL, Verilog, VHDL, etc.)

Rev 2023.05.10 | May 2023

**BittWare**  
a **molex** company



International Distributors



Sky Blue Microsystems GmbH  
Geisenhausenerstr. 18  
81379 Munich, Germany  
+49 89 780 2970, info@skyblue.de  
www.skyblue.de



In Great Britain:  
**Zerif Technologies Ltd.**  
Winnington House, 2 Woodberry Grove  
Finchley, London N12 0DR  
+44 115 855 7883, info@zerif.co.uk  
www.zerif.co.uk