Menü


Intel Stratix 10 GX 280, 10 Tflops, PCIe, OpenCL, 4x DDR4, 4x 100 GB Ports

The Nallatech 520 is a PCIe accelerator board built using the Intel Stratix 10 FPGA with four 100G QSFP Ethernet ports and a PCIe Gen3 x16 host interface. With fast, independent optical I/O, establish dense, directly coupled FPGA clusters.

This scalable compute node is intended for intensive computing and latency-critical applications from Network Analysis to Machine Learning. With unique single precision floating point speed to 10 Tflops, each FPGA has four banks of DDR4 external memory.

With four optical network ports, FPGA-to-FPGA can be scaled without funneling though PCIe. The serial IO array protocols operate at up to 100G.

Block Diagram for Nallatech 520

Nallatech 520 – Intel Stratix 10 GX 280, 10 TFlops Block Diagram

Product Data

Intel Stratix FPGA accelerator up to 10 TFLOPS per device, 4 banks of DDR4 external memory, 4 optical network ports, serial I/O protocols to 100G

Nallatech 520 – Intel Stratix 10 GX 280, 10 TFlops

Nallatech 520 – Intel Stratix 10 GX 280, 10 TFlops

For more information, please call +49 (0) 89 – 780297 0, or email us at info@skyblue.de, or fill out this form